DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY
Abstract
The research Complementary Metal-Oxide Semiconductor (CMOS) Technology for Design of second order butterworth highpass filter IC. This is caused CMOS have excellence low power dissipation and small size. This research aims to know performance, quality and reliability second order butterworth highpass filter circuit. The method used to problem solving, analysis with the literature and the simulation use pspice program for exam the specification of circuit. To make IC picture using DSCH software and layout circuit using Microwind program. From examination result -2,99dB for gain voltage parameter, frequency -40dB and 88,25° phase shift second order highpass filter. The result of this circuit have low power dissipation although applied to second order highpass filter equal 2,28mW better than generality IC second order highpass filter (GH580). Wide of layout circuit is 1110µm x 385µm
DOI : https://doi.org/10.26905/jeemecs.v1i1.2299
Keywords
Full Text:
PDFReferences
Amm Y. Taur, CMOS design near the limit of scaling, IBM J.Res. & Dev. Vol. 46, No. 2/3, pp. 213-222, 2002.
Geiger, Randall L., Allen, Phillip E., Strader, Noel R. 1990.
VLSI Design Techniques For Analog and Digital Circuits.McGraw-Hill. Singapore.
Rashid, Muh. 1999. Microelectronic Circuits Analysis andDesign. PWS Publishing Company. Boston.
Bram Nauta and Anne-Johan Annema. Analog/RF circuit design
techniques for nanometerscale IC technologies. 2005.
Proceedings of ESSCIRC, Grenoble, France. 0-7803-9205-1/05.
DOI: https://doi.org/10.26905/jeemecs.v1i1.2299
Refbacks
- There are currently no refbacks.
JEEMECS (Journal of Electrical Engineering, Mechatronic and Computer Science) |
Mailling Address:
|